


NOTES:

- Project Drawing Numbers:
 - Raw PCB 100-0321004-B1
 - Gerber Files 110-0321004-B1
 - PCB Design Files 120-0321004-B1
 - Assembly Drawing 130-0321004-B1
 - Fab Drawing 140-0321004-B1
 - Schematic Drawing 150-0321004-B1
 - PCB Film 160-0321004-B1
 - Bill of Materials 170-0321004-B1
 - Schematic Design Files 180-0321004-B1
 - Functional Specification 210-0321004-B1
 - PCB Layout Guidelines 220-0321004-B1
 - Assembly Rework 320-0321004-B1

2. 1129 Parts, 106 Library Parts, 1085 Nets, 5532 Pins

Cyclone V GT Development Kit Board



REV	DATE	PAGES	DESCRIPTION
A	1/04/2013	All	Released Rev A
B	3/15/2013	All	Released Rev B - Swap HSMA/B Dip switch position, Changed ASSP MAX II device to M100, Changed EPCQ, Rerouted JTAG signals and added filter to TCK, Changed LCD to include SPI option, Changed Flash connections and translator device, Moved C170 to top of board.

PAGE	DESCRIPTION	PAGE	DESCRIPTION
1	Title, Notes, Block Diagram, Rev. History	30	Decoupling
2	FPGA Package Top		
3	PCI Express Edge Connector		
4	Cyclone V GT Banks 3 and 4		
5	Cyclone V GT Banks 5 and 6		
6	Cyclone V GT Banks 7 and 8		
7	Cyclone V GT Transceiver Banks		
8	Clocks		
9	Cyclone V GT Clocks		
10	Cyclone V GT Configuration		
11	JTAG		
12	DDR3A x40 Hard Memory Controller		
13	DDR3A x64 Soft Memory Controller		
14	Flash		
15	5M2210 System Controller		
16	SDI Port A TX/RX Cable Driver & SMB		
17	Ethernet PHY & RJ-45		
18	HSMC Port A & Port B		
19	On-Board USB Blaster II		
20	User I/O		
21	ASSP CPLD		
22	Cyclone V GT Power		
23	Power 1 - DC Input, 12V, 3.3V		
24	Power 2 - 1.1V (C5_VCC)		
25	Power 3 - 1.2V (C5_GXB)		
26	Power 4 - 2.5V (C5_2.5V)		
27	Power 5 - 1.5V		
28	Power 6 - LTC3605 VAR		
29	Power 7 - Power Monitor		




Package Top View

BANK 8A
VCCIO = 2.5V
 HSMC Port A - LVDS

BANK 7A
VCCIO = Variable (Default = 2.5V)
 HSMC Port B - x32 DQ/DQS

Top View - Wire Bond Cyclone V - 5CGTFD9E5F35C7



XCVR BANKS QL2, QL3
 HSMC Port A x2
 HSMC Port B x4
 Hardware Option
 SDI x1

XCVR BANKS QL0, QL1
 PCIe x4
 HSMC Port A x2

BANK 5B / 6A
VCCIO = 1.5V
 DDR3B X64
 (SMC)

BANK 5A
VCCIO = 1.8V
 Flash

BANK 3A
VCCIO = 2.5V
 Ethernet, PCIe,
 User I/O




BANK 3B
VCCIO = 1.5V
 USB Blaster II
 DDR3 x32
 (HMC)

BANK 4A
VCCIO = 1.5V
 DDR3 x32
 (HMC)



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 Copyright (c) 2013, Altera Corporation. All Rights Reserved.		
Title Cyclone V GT FPGA Development Kit Board		
Size B	Document Number 150-0321004-B1 (6XX-44179R)	Rev B
Date: Thursday, May 02, 2013	Sheet 2	of 30


PCI Express Edge Connector





Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 Copyright (c) 2013, Altera Corporation. All Rights Reserved.		
Title Cyclone V GT FPGA Development Kit Board		
Size B	Document Number 150-0321004-B1 (6XX-44179R)	Rev B
Date: Thursday, May 02, 2013	Sheet 3	of 30

Cyclone V GT Banks 3 and 4

SDI INTERFACE









Cyclone V GT Bank 3




5CGTFD9E5F35
 Version = 0.2 Preliminary


Cyclone V GT Bank 4




DDR3A x40 HMC INTERFACE




USB INTERFACE



ETHERNET INTERFACE







PCIE INTERFACE



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 Copyright (c) 2013, Altera Corporation. All Rights Reserved.			
Cyclone V GT FPGA Development Kit Board			
Title	Document Number	Rev	
	150-0321004-B1	(6XX-44179R) B	
Size	Date:	Thursday, May 02, 2013	Sheet 4 of 30



Cyclone V GT Banks 5 and 6



Cyclone V GT Banks 7 and 8

VCCIO = Varies (Default = 2.5V)

VCCIO = 2.5V

Cyclone V GT Bank 7

Cyclone V GT Bank 8


Bank 7A		RZQ_2/DIFFIO_TX_T48n
HSMB_A13	B19	HMC_T_DQ_0/DQ6T/DIFFIO_RX_T47n
HSMB_A14	B20	HMC_T_DQ_1/DQ6T/DIFFIO_RX_T47p
HSMB_A15	A21	HMC_T_DQ_2/DQ6T/DIFFIO_TX_T48p
HSMB_A8	D19	HMC_T_DQ_3/DQ6T/DIFFIO_TX_T46n
HSMB_A9	B21	HMC_T_DQ_4/DQ6T/DIFFIO_RX_T43n
HSMB_CASn	C21	HMC_T_DQ_5/DQ6T/DIFFIO_RX_T43p
HSMB_RASn	A23	HMC_T_DQ_6/DQ6T/DIFFIO_TX_T44p
HSMB_WEn	B24	HMC_T_DQ_7/DQ6T/DIFFIO_TX_T42n
HSMB_CLK_IN0	A22	HMC_T_ODT_1/DQ6T/DIFFIO_TX_T44n
HSMB_A11	B23	HMC_T_DM_0/DQ6T/DIFFIO_TX_T42p
HSMB_C_P	M18	HMC_T_DQS_0/DQS6T/DIFFIO_RX_T45p
HSMB_ADDR_CMDL18	M18	HMC_T_DQSn_0/DQSn6T/DIFFIO_RX_T45n
HSMB_BA2	D20	HMC_T_DQ_8/DQ5T/DIFFIO_RX_T39n
HSMB_A10	E20	HMC_T_DQ_9/DQ5T/DIFFIO_RX_T39p
HSMB_A3	A26	HMC_T_DQ_10/DQ5T/DIFFIO_TX_T40p
HSMB_A4	D21	HMC_T_DQ_11/DQ5T/DIFFIO_TX_T38n
HSMB_A5	C23	HMC_T_DQ_12/DQ5T/DIFFIO_RX_T35n
HSMB_A7	D22	HMC_T_DQ_13/DQ5T/DIFFIO_RX_T35p
HSMB_BA0	B26	HMC_T_DQ_14/DQ5T/DIFFIO_TX_T36p
HSMB_BA1	A27	HMC_T_DQ_15/DQ5T/DIFFIO_TX_T34n
HSMB_A1	B25	HMC_T_CKE_0/DQ5T/DIFFIO_TX_T36n
HSMB_A2	A28	HMC_T_DM_1/DQ5T/DIFFIO_TX_T34p
HSMB_PRSNTn	M20	HMC_T_DQS_1/DQS5T/DIFFIO_RX_T37p
HSMB_BA3	M19	HMC_T_DQSn_1/DQSn5T/DIFFIO_RX_T37n
HSMB_DQ1	G20	HMC_T_DQ_16/DQ4T/DIFFIO_RX_T31n
HSMB_DQ2	F20	HMC_T_DQ_17/DQ4T/DIFFIO_RX_T31p
HSMB_DQ3	D24	HMC_T_DQ_18/DQ4T/DIFFIO_TX_T32p
HSMB_DQ4	C26	HMC_T_DQ_19/DQ4T/DIFFIO_TX_T30n
HSMB_DQ5	G21	HMC_T_DQ_20/DQ4T/DIFFIO_RX_T27n
HSMB_DQ6	F21	HMC_T_DQ_21/DQ4T/DIFFIO_RX_T27p
HSMB_DQ7	D27	HMC_T_DQ_22/DQ4T/DIFFIO_TX_T28p
HSMB_A0	E23	HMC_T_DQ_23/DQ4T/DIFFIO_TX_T26n
HSMB_DQ0	E22	HMC_T_DM_2/DQ4T/DIFFIO_TX_T26p
HSMB_DQS_P0	N22	HMC_T_DQS_2/DQS4T/DIFFIO_RX_T29p
HSMB_DQS_N0	M21	HMC_T_DQSn_2/DQSn4T/DIFFIO_RX_T29n
HSMB_DQ11	H21	HMC_T_DQ_24/DQ3T/DIFFIO_RX_T23n
HSMB_DQ12	H22	HMC_T_DQ_25/DQ3T/DIFFIO_RX_T23p
HSMB_DQ13	B28	HMC_T_DQ_26/DQ3T/DIFFIO_TX_T24p
HSMB_DQ14	D26	HMC_T_DQ_27/DQ3T/DIFFIO_TX_T22n
HSMB_DQ15	F22	HMC_T_DQ_28/DQ3T/DIFFIO_RX_T19n
HSMB_DQ8	F23	HMC_T_DQ_29/DQ3T/DIFFIO_RX_T19p
HSMB_DQ9	C29	HMC_T_DQ_30/DQ3T/DIFFIO_TX_T20p
HSMB_DQ10	E25	HMC_T_DQ_31/DQ3T/DIFFIO_TX_T18n
HSMB_DQ10	E24	HMC_T_DM_3/DQ3T/DIFFIO_TX_T18p
HSMB_DQS_P1	M23	HMC_T_DQS_3/DQS3T/DIFFIO_RX_T21p
HSMB_DQS_N1	N23	HMC_T_DQSn_3/DQSn3T/DIFFIO_RX_T21n
		HMC_GND/DIFFIO_RX_T9p
		HMC_GND/DIFFIO_RX_T9n
		HMC_GND/DIFFIO_TX_T14p
		HMC_GND/DIFFIO_TX_T16n
		HMC_GND/DIFFIO_RX_T17p
		HMC_GND/DIFFIO_RX_T17n
		HMC_GND/DIFFIO_TX_T22p
		HMC_GND/DIFFIO_TX_T24n
		HMC_GND/DIFFIO_RX_T25p
		HMC_GND/DIFFIO_RX_T25n
		HMC_GND/DIFFIO_TX_T32n
		HMC_GND/DIFFIO_TX_T40n
		HMC_GND/DQ2T/DIFFIO_TX_T12n
		HMC_GND/DQ3T/DIFFIO_TX_T20n
		HMC_GND/DQ4T/DIFFIO_TX_T28n

A20	RZQIN_HSMB_VAR
G23	HSMB_DQ17
H23	HSMB_DQ18
B31	HSMB_DQ19
E28	HSMB_DQ20
D29	HSMB_DQ21
D30	HSMB_DQ22
C32	HSMB_DQ23
F28	HSMB_DQ16
F27	HSMB_DQ16
L23	HSMB_DQS_P2
K23	HSMB_DQS_N2
E19	HSMB_C_N
C22	HSMB_CKE
D25	HSMB_CLK_OUT0
K25	HSMB_CLK_IN_P1
J25	HSMB_CLK_IN_N1
F26	HSMB_CLK_OUT_P2
E30	
H27	HSMB_DM3
H26	HSMB_DQ24
G25	HSMB_DQ25
F25	HSMB_DQ27
G28	HSMB_DQ26
G29	HSMB_DQ28
G26	HSMB_CLK_OUT_N2
G24	HSMB_DQ30
H24	HSMB_DQ29
F30	HSMB_DQ31
M24	HSMB_DQS_P3
N24	HSMB_DQS_N3
M25	HSMB_CSn
L25	HSMB_A12
E29	HSMB_A6
B30	HSMB_RX_LED
L22	HSMB_CLK_OUT_P1
K22	HSMB_CLK_OUT_N1
E27	HSMB_SCL
B29	
L21	
L20	HSMB_SDA
C24	HSMB_TX_LED
A25	
C31	HSMB_DM2
C28	HSMB_DM1
C27	HSMB_DM0


Bank 8A		HMC
DQ9T/DIFFIO_TX_T66p	A7	HSMA_TX_D_P6
DQ9T/DIFFIO_TX_T66n	A6	HSMA_TX_D_N6
DQ9T/DIFFIO_RX_T67p	B8	HSMA_RX_D_P5
DQ9T/DIFFIO_RX_T67n	A8	HSMA_RX_D_N5
DQ9T/DIFFIO_TX_T68p	C11	HSMA_TX_D_P11
DQ9T/DIFFIO_TX_T68n	B11	HSMA_TX_D_N11
DQ9T/DIFFIO_TX_T70n	B9	HSMA_TX_D_N1
DQ9T/DIFFIO_RX_T71p	E15	HSMA_RX_D_P8
DQ9T/DIFFIO_RX_T71n	D15	HSMA_RX_D_N8
DQ9T/DIFFIO_TX_T72p	C13	HSMA_TX_D_P5
DQ9T/DIFFIO_TX_T72n	C13	HSMA_TX_D_P5
DQS9T/DIFFIO_RX_T69p	L16	HSMA_RX_D_P15
DQS9T/DIFFIO_RX_T69n	L15	HSMA_RX_D_N15
DQ10T/DIFFIO_TX_T74p	B5	HSMA_TX_D_P2
DQ10T/DIFFIO_TX_T74n	A5	HSMA_TX_D_N2
DQ10T/DIFFIO_RX_T75p	E14	HSMA_RX_D_P12
DQ10T/DIFFIO_RX_T75n	D14	HSMA_RX_D_N12
DQ10T/DIFFIO_TX_T76p	C6	HSMA_TX_D_P4
DQ10T/DIFFIO_TX_T76n	B6	HSMA_TX_D_N4
DQ10T/DIFFIO_TX_T78n	E13	HSMA_TX_D_N13
DQ10T/DIFFIO_RX_T79p	H14	HSMA_RX_D_P7
DQ10T/DIFFIO_RX_T79n	G14	HSMA_RX_D_N7
DQ10T/DIFFIO_TX_T80p	B4	HSMA_TX_D_P0
DQ10T/DIFFIO_TX_T80n	B4	HSMA_TX_D_P0
DQS10T/DIFFIO_RX_T77p	P14	HSMA_RX_D_P0
DQS10T/DIFFIO_RX_T77n	N14	HSMA_RX_D_N0
HMC_T_BA_0/DQ7T/DIFFIO_TX_T56p	B15	HSMA_TX_D_P15
HMC_T_BA_1/DQ7T/DIFFIO_RX_T55p	C16	HSMA_RX_D_P13
HMC_T_BA_2/DQ7T/DIFFIO_RX_T55n	B16	HSMA_RX_D_N13
HMC_T_A_0/DQ7T/DIFFIO_TX_T50p	C18	HSMA_TX_D_P16
HMC_T_A_1/DQ7T/DIFFIO_TX_T50n	C17	HSMA_TX_D_N16
HMC_T_A_2, 3 at Clock section		
HMC_T_A_4/DQ7T/DIFFIO_RX_T51p	E18	HSMA_RX_D_P10
HMC_T_A_5/DQ7T/DIFFIO_RX_T51n	E17	HSMA_RX_D_N10
HMC_T_A_6/DIFFIO_TX_T54p	A17	HSMA_TX_D_P14
HMC_T_A_7/DQ7T/DIFFIO_TX_T54n	A16	HSMA_TX_D_N14
HMC_T_CK/DQS7T/DIFFIO_RX_T53p	M16	HSMA_RX_D_P4
HMC_T_CKn/DQSn7T/DIFFIO_RX_T53n	L17	HSMA_RX_D_N4
DIFFIO_RX_T65p	F15	HSMA_RX_D_P9
DIFFIO_RX_T65n	G15	HSMA_RX_D_N9
DIFFIO_TX_T70p	C9	HSMA_TX_D_P1
DIFFIO_RX_T73p	J15	HSMA_RX_D_P6
DIFFIO_RX_T73n	K14	HSMA_RX_D_N6
DIFFIO_RX_T81p	M13	HSMA_RX_D_P2
DIFFIO_RX_T81n	L13	HSMA_RX_D_N2
DIFFIO_TX_T88n	B1	HSMA_CLK_OUT_N1
DIFFIO_RX_T89p	L12	HSMA_D0
DIFFIO_RX_T89n	K13	HSMA_SDA

DQ11T/DIFFIO_TX_T82p	D11	HSMA_TX_D_P8
DQ11T/DIFFIO_TX_T82n	D10	HSMA_TX_D_N8
DQ11T/DIFFIO_RX_T83p	G13	HSMA_RX_D_P11
DQ11T/DIFFIO_RX_T83n	H13	HSMA_RX_D_N11
DQ11T/DIFFIO_TX_T84p	C8	HSMA_TX_D_P7
DQ11T/DIFFIO_TX_T84n	C7	HSMA_TX_D_N7
DQ11T/DIFFIO_TX_T86n	B3	HSMA_TX_LED
DQ11T/DIFFIO_RX_T87p	E12	HSMA_SCL
DQ11T/DIFFIO_RX_T87n	D12	HSMA_RX_LED
DQ11T/DIFFIO_TX_T88p	C1	HSMA_CLK_OUT_P1
DQ11T/DIFFIO_TX_T88n	C1	HSMA_CLK_OUT_P1
DQS11T/DIFFIO_RX_T85p	N13	HSMA_RX_D_P3
DQS11T/DIFFIO_RX_T85n	N12	HSMA_RX_D_N3
DQ12T/DIFFIO_TX_T90p	F10	HSMA_CLK_OUT0
DQ12T/DIFFIO_TX_T90n	E10	USER_DIPSW2
DQ12T/DIFFIO_RX_T91p	F12	HSMA_D2
DQ12T/DIFFIO_RX_T91n	F11	HSMA_D1
DQ12T/DIFFIO_TX_T92p	D9	USER_DIPSW3
DQ12T/DIFFIO_TX_T92n	D7	USER_DIPSW5
DQ12T/DIFFIO_RX_T94n	H12	USER_DIPSW0
DQ12T/DIFFIO_RX_T95p	G11	HSMA_CLK_IN0
DQ12T/DIFFIO_RX_T95n	F8	
DQ12T/DIFFIO_TX_T96p	L11	HSMA_PRSNTn
DQ12T/DIFFIO_RX_T96n	K12	HSMA_D3
HMC_T_A_8/DQ8T/DIFFIO_RX_T59p	F17	HSMA_RX_D_P16
HMC_T_A_9/DQ8T/DIFFIO_RX_T59n	F16	HSMA_RX_D_N16
HMC_T_A_10/DQ8T/DIFFIO_TX_T60p	B13	HSMA_TX_D_P10
HMC_T_A_11/DQ8T/DIFFIO_TX_T60n	A13	HSMA_TX_D_N10
HMC_T_A_12/DIFFIO_TX_T62p	C14	HSMA_TX_D_P12
HMC_T_A_13/DQ8T/DIFFIO_TX_T62n	B14	HSMA_TX_D_N12
HMC_T_A_14/DQ8T/DIFFIO_RX_T63p	D17	HSMA_RX_D_P14
HMC_T_A_15/DQ8T/DIFFIO_RX_T63n	D16	HSMA_RX_D_N14
HMC_T_CASn/DQ8T/DIFFIO_TX_T58p	A12	HSMA_TX_D_P3
HMC_T_RASn/DQ8T/DIFFIO_TX_T58n	A11	HSMA_TX_D_N3
HMC_T_WEn/DQ8T/DIFFIO_TX_T64p	B10	HSMA_TX_D_P9
HMC_T_CSn_0/DQS8T/DIFFIO_RX_T61p	M15	HSMA_RX_D_P1
HMC_T_CSn_1/DQSn8T/DIFFIO_RX_T61n	M14	HSMA_RX_D_N1
HMC_GND/DIFFIO_TX_T56n	A15	HSMA_TX_D_N15
HMC_GND/DIFFIO_TX_T64n	A10	HSMA_TX_D_N9
DIFFIO_TX_T72n	C12	HSMA_TX_D_N5
DIFFIO_TX_T78p	F13	HSMA_TX_D_P13
DIFFIO_TX_T80n	A3	HSMA_TX_D_N0
DIFFIO_TX_T86p	A2	USER_DIPSW1
DIFFIO_TX_T94p	E7	USER_DIPSW7
DIFFIO_TX_T96n	E8	USER_DIPSW6

HSMC PORT A INTERFACE



HSMC PORT B INTERFACE



USER I/O INTERFACES




5CGTFD9E5F35
Version = 0.2 Preliminary

5CGTFD9E5F35
Version = 0.2 Preliminary




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 Copyright (c) 2013, Altera Corporation. All Rights Reserved.			
Title Cyclone V GT FPGA Development Kit Board			
Size B	Document Number 150-0321004-B1	(6XX-44179R)	Rev B
Date:	Thursday, May 02, 2013	Sheet 6 of 30	

Cyclone V GT Transceivers and Power




Clocks/Oscillators



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 Copyright (c) 2013, Altera Corporation. All Rights Reserved.		
Title Cyclone V GT FPGA Development Kit Board		
Size B	Document Number 150-0321004-B1 (6XX-44179R)	Rev B
Date: Thursday, May 02, 2013	Sheet 8	of 30


Cyclone V GT Clocks

CLKINBOT_P	R266	100, 1%	CLKINBOT_N
CLKIN_R_P	R251	100, 1%	CLKIN_R_N
CLKINTOP_P	R181	100, 1%	CLKINTOP_N
CLK_125M_P	R245	100, 1%	CLK_125M_N
HSMB_CLK_IN_P2	R223	100, 1%	HSMB_CLK_IN_N2
HSMA_CLK_IN_P1	R217	DNI	HSMA_CLK_IN_N1
HSMA_CLK_IN_P2	R218	DNI	HSMA_CLK_IN_N2




DOES NOT NEED TO BE A CLOCK OUT, CAN BE USED AS I/O.


CLOCKS



HSMC PORT A INTERFACE



HSMC PORT B INTERFACE




USB INTERFACE




DDR3A x40 HMC INTERFACE



DDR3B X64 SMC INTERFACE






FLASH INTERFACE




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 Copyright (c) 2013, Altera Corporation. All Rights Reserved.			
Title Cyclone V GT FPGA Development Kit Board			
Size B	Document Number 150-0321004-B1	(6XX-44179R)	Rev B
Date: Thursday, May 02, 2013	Sheet 9	of 30	

Cyclone V GT Configuration

INSTALL THIS RESISTOR ONLY WHEN FPGA IS NOT POPULATED.




JTAG




TS5A23157 Switch Functions

When Pins 1 & 5 are:
 LOW --> NC to/from COM = ON and NO to/from COM = OFF
 HIGH --> NC to/from COM = OFF and NO to/from COM = ON

Logic 0 = pin 10 <--> pin 9 (HSMB Bypass)
 Logic 1 = pin 10 <--> pin 2 (HSMB Enable)



Logic 0 = pin 10 <--> pin 9 (HSMA Bypass)
 Logic 1 = pin 10 <--> pin 2 (HSMA Enable)



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 Copyright (c) 2013, Altera Corporation. All Rights Reserved.		
Title Cyclone V GT FPGA Development Kit Board		
Size B	Document Number 150-0321004-B1 (6XX-44179R)	Rev B
Date: Thursday, May 02, 2013	Sheet 11	of 30



DDR3A (x40 HMC)

Uses Hard Memory Controller

DDR3A_CLK_P 200 R317 DDR3A_CLK_N
 DDR3A_CLK_P 200 R318 DDR3A_CLK_N

Place one termination resistor at the end of each branch.


- 4 DDR3A_DQS_P[4:0]
- 4 DDR3A_DQS_N[4:0]
- 4 DDR3A_DQ[39:0]
- 4.9 DDR3A_A[13:0]
- 4 DDR3A_BA[2:0]
- 4 DDR3A_DM[4:0]




DDR3A A13	RN6A	1	16 51
DDR3A BA2	RN6D	4	13 51
DDR3A A8	RN6G	7	10 51
DDR3A CSn	RN7B	2	15 51
DDR3A A7	RN7E	5	12 51
DDR3A A9	RN7H	8	9 51
DDR3A A6	RN5C	3	14 51
DDR3A BA1	RN5F	6	11 51

DDR3A A2	RN6B	2	15 51
DDR3A A11	RN6E	5	12 51
	RN6H	8	9 51
DDR3A A3	RN7C	3	14 51
DDR3A A5	RN7F	6	11 51
DDR3A RASn	RN5A	1	16 51
DDR3A A4	RN5D	4	13 51
	RN5G	7	10 51

DDR3A WEn	RN6C	3	14 51
DDR3A A1	RN6F	6	11 51
DDR3A ODT	RN7A	1	16 51
DDR3A BA0	RN7D	4	13 51
DDR3A A0	RN7G	7	10 51
DDR3A A12	RN5B	2	15 51
DDR3A CASn	RN5E	5	12 51
DDR3A A10	RN5H	8	9 51




Place These Caps Near DDR3 (U26, U27, and U28)










DDR3B (x64 Soft Memory Controller)








DDR3B INTERFACE




Place one termination resistor at the end of each branch.






FLASH




FM BUS INTERFACE




FPGA CONFIG BUS INTERFACE



5M2210 System Controller




SDI Cable Driver, Equalizer, and SMB



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 Copyright (c) 2013, Altera Corporation. All Rights Reserved.			
Title Cyclone V GT FPGA Development Kit Board			
Size B	Document Number 150-0321004-B1	(6XX-44179R)	Rev B
Date:	Thursday, May 02, 2013	Sheet	16 of 30

10/100/1000 Ethernet

RGMII Mode (default)



Place near 88E1111 PHY

Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121
 Copyright (c) 2013, Altera Corporation. All Rights Reserved.


Title
 Cyclone V GT FPGA Development Kit Board

Size B	Document Number 150-0321004-B1	Rev B
------------------	--	-----------------

Date: Thursday, May 02, 2013 **Sheet** 17 **of** 30



HSMC Port A & Port B







Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121
 Copyright (c) 2013, Altera Corporation. All Rights Reserved.


Cyclone V GT FPGA Development Kit Board

Title	Cyclone V GT FPGA Development Kit Board		Rev	B
Size	Document Number	150-0321004-B1	(6XX-44179R)	
Date:	Thursday, May 02, 2013	Sheet	18	of 30


User I/O








LED INTERFACE



PUSH BUTTON INTERFACE












DIP SWITCH INTERFACE




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 Copyright (c) 2013, Altera Corporation. All Rights Reserved.		
Title Cyclone V GT FPGA Development Kit Board		
Size B	Document Number 150-0321004-B1 (6XX-44179R)	Rev B
Date: Thursday, May 02, 2013	Sheet 20	of 30


ASSP CPLD



Power - Cyclone V GT Power






Power 1 - DC Input & 12V, 3.3V Output




Power 2 - 1.1V (C5_VCC)

PGOOD_C5_VCC → 25,26,27,28






Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 Copyright (c) 2013, Altera Corporation. All Rights Reserved.		
Title Cyclone V GT FPGA Development Kit Board		
Size B	Document Number 150-0321004-B1 (6XX-44179R)	Rev B
Date: Thursday, May 02, 2013	Sheet 24	of 30

Power 3 - 1.2V (C5 GTB)




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 Copyright (c) 2013, Altera Corporation. All Rights Reserved.		
Title Cyclone V GT FPGA Development Kit Board		
Size B	Document Number 150-0321004-B1 (6XX-44179R)	Rev B
Date: Thursday, May 02, 2013	Sheet 25	of 30

Power 4 - 2.5V (C5 2.5V), 1.8V & 5.0V




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 Copyright (c) 2013, Altera Corporation. All Rights Reserved.		
Title Cyclone V GT FPGA Development Kit Board		
Size B	Document Number 150-0321004-B1 (6XX-44179R)	Rev B
Date: Thursday, May 02, 2013	Sheet 26	of 30

Power 5 - 1.5V, VTT_DDR3, VREF_DDR3, ENET_DVDD




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 Copyright (c) 2013, Altera Corporation. All Rights Reserved.		
Title Cyclone V GT FPGA Development Kit Board		
Size B	Document Number 150-0321004-B1 (6XX-44179R)	Rev B
Date: Thursday, May 02, 2013	Sheet 27	of 30












Power 6 - LTC3605 VAR



Power 6 - Power Monitor



Cyclone V GT Decoupling



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 Copyright (c) 2013, Altera Corporation. All Rights Reserved.			
Title Cyclone V GT FPGA Development Kit Board			
Size B	Document Number 150-0321004-B1	Rev B	
Date: Thursday, May 02, 2013	Sheet 30 of 30		

